Search Results - sudhakar+pamarti

9 Results Sort By:
Accurate Compute-In-Memory Accelerator With Multi-Level Analog Weight Storage (Case No. 2026-169)
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a high-density, multi-level CTT-based compute-in-memory architecture that enables precise, energy-efficient analog computation directly within memory for high-performance computing. Background: Conventional digital processors for artificial intelligence...
Published: 6/3/2026   |   Updated: 6/3/2026   |   Inventor(s): Sudhakar Pamarti, Mohammadreza Zeinali, Samyak Chakrabarty, Vinod Kurian Jacob
Keywords(s): Advanced Computing / AI, advanced computing methods, AI, AI hardware, analog computing, Artificial Intelligence, artificial intelligence accelerators, Artificial Neural Network, CMOS, compute-in-memory, edge computing, Energy Efficiency, high-performance computing, Memory, parallel computing, Transistor, transistors
Category(s): Software & Algorithms > Artificial Intelligence & Machine Learning, Electrical, Electrical > Computing Hardware, Electrical > Electronics & Semiconductors, Electrical > Electronics & Semiconductors > Circuits, Electrical > Electronics & Semiconductors > Memory
Calibration of Analog Multi-Bit Storage Elements Without Off-Chip Components (Case No. 2026-167)
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a scalable, energy-efficient technique for high-precision threshold voltage tuning and verification in charge trap transistor arrays using low-overhead on-chip measurement. Background: Charge trap transistors (CTTs) enable non-volatile analog multi-bit...
Published: 6/3/2026   |   Updated: 6/3/2026   |   Inventor(s): Sudhakar Pamarti, Mohammadreza Zeinali
Keywords(s): analog computing, CMOS, compute-in-memory, Electrical, Electrical Engineering, Integrated Circuit, large-area arrays, low latency computing, Memory, Network Analysis (Electrical Circuits), Neuromorphic circuits, programming, pulsed load modulation, scalable fabrication, soft electrical circuits
Category(s): Electrical, Electrical > Computing Hardware, Energy & Environment, Energy & Environment > Energy Efficiency, Electrical > Electronics & Semiconductors > Circuits, Electrical > Electronics & Semiconductors
Multilevel Buffered Link (Case No. 2025-284)
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a novel on-chip link that enhances communication performance and energy efficiency in modern integrated circuits. Background: On-chip communication enables data transfer between microchip components and is critical in computing, automotive, and industrial...
Published: 11/17/2025   |   Updated: 8/20/2025   |   Inventor(s): Sudhakar Pamarti, Chih-Kong Yang, Haris Suhail
Keywords(s): Bandwidth (Signal Processing), buffer layer, Clock Signal, efficiency bandwidth products, Electrical, Electrical Engineering, Energy Efficiency, energy efficient IoT, energy-efficient, high-data-rate links, high-speed communications, IoT communication, large bandwidth, low-power device, Network On A Chip, scalable communication, scalable fabrication, Signaling pathways, Signal-To-Noise Ratio, System On A Chip
Category(s): Electrical, Electrical > Electronics & Semiconductors > Circuits, Electrical > Computing Hardware, Software & Algorithms > Communication & Networking, Electrical > Signal Processing
In-Situ Stochastic Computing in Memory (Case No. 2024-121)
Summary: Researchers in the UCLA Department of Electrical and Computer Engineering have developed a data-converter-free in-memory computing circuit that greatly reduces data processing latencies. Background: Low latency and low power computing circuitry is in high demand for artificial intelligence (AI) / machine learning (ML) applications. Compute...
Published: 2/20/2025   |   Updated: 11/19/2024   |   Inventor(s): Sudhakar Pamarti, Jiyue Yang
Keywords(s):  
Category(s): Electrical, Electrical > Computing Hardware, Electrical > Electronics & Semiconductors, Software & Algorithms > Artificial Intelligence & Machine Learning
Efficient Stochastic Compute-In-Memory Circuit for Multi-Level OR Accumulation (Case No. 2024-122)
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a novel computational hardware that combines stochastic computing with compute-in-memory techniques that improves speed and computational efficiency. Background: In recent years, the need for advanced computational technologies has surged, driven by...
Published: 2/14/2025   |   Updated: 6/5/2024   |   Inventor(s): Sudhakar Pamarti, Jiyue Yang, Soumitra Pal, Puneet Gupta, Tianmu Li, Wojciech Romaszkan
Keywords(s): computational efficiency, Computer Architecture, Integrated Circuit, Logic Gate, neural network, Stochastic Computing (SC)
Category(s): Electrical > Computing Hardware, Electrical > Electronics & Semiconductors > Circuits
2021-106 Fast Startup of Crystal and Other High-Q Oscillators
Summary: UCLA researchers in the Department of Electrical and Computer Engineering have developed a novel device to rapidly startup High-Q Oscillators which reduce power consumption of wearable electronic devices. Background Wearable digital devices and small wirelessly connected devices known as “Internet of Things” are used in a wide...
Published: 7/17/2025   |   Updated: 8/22/2021   |   Inventor(s): Sudhakar Pamarti
Keywords(s): Energy Efficiency, Energy Generation & Storage, Nanocrystal, Power Electronics, Semiconductor Device, Voltage-Controlled Oscillator, Wireless
Category(s): Electrical, Electrical > Electronics & Semiconductors, Energy & Environment > Energy Storage > Batteries
Cost-Effective Single-Step Process for the Catalytic Conversion of Methane to Methanol/Formaldehyde
Unmet Need: Currently there is no technology available in the market capable of producing Dimethyl Ether (DME) from methane in a single reactor. DME is an attractive substitute for diesel due to its high cetane number, which is a measure of its ignitibility in compression ignition engines. In addition, DME’s quiet combustion and inability to form...
Published: 4/8/2026   |   Updated: 5/3/2021   |   Inventor(s): Su Ha, M Norton, Oscar Marin Flores
Keywords(s):  
Category(s): Technologies > Health & Well-being > Chemistry, Technologies > Energy & Environment > Energy
2012-107 A Digital Polar and a ZVS Contour Based Hybrid Power Amplifier
A Digital Polar and a ZVS Contour Based Hybrid Power AmplifierSUMMARYResearchers in the UCLA Department of Electrical Engineering have created a hybrid digital polar and zero switching voltage (ZVS) contour power amplifier, offering higher efficiency for up to 36 dB peak-to-average ratio.BACKGROUNDTraditional power amplifiers are biased in order to...
Published: 7/17/2025   |   Updated: 9/6/2019   |   Inventor(s): Sudhakar Pamarti, Nitesh Singhal
Keywords(s): Electronics & Semiconductors
Category(s): Electrical > Electronics & Semiconductors
Ultra-Low-Power Reference Clock Generation
SummaryUCLA researchers in the Department of Electrical and Computer Engineering have developed a novel ultra-low power crystal oscillator architecture that achieves the lowest reported power consumption.BackgroundCrystal oscillators (XOs) are high-Q resonators that are widely used in electronics systems to generate the reference clock signal. Ultra-low...
Published: 7/17/2025   |   Updated: 8/28/2019   |   Inventor(s): Hani Esmaeelzadeh, Sudhakar Pamarti
Keywords(s): Electronics & Semiconductors
Category(s): Electrical > Electronics & Semiconductors, Materials > Fabrication Technologies